Series 16

HARDWARE DOCUMENTATION

MODEL H316/06 Memory Expansion Option

INSTRUCTION MANUAL

This manual contains a detailed description of the option for expanding the memory sizes of the H316 General Purpose Computer from 16K to 32K. Also included are logic block diagrams and special module descriptions.

DOC. NO. 70130072276H • ORDER NO. M-474 • JUNE 1973

The information contained herein is the exclusive property of Honeywell Information Systems Inc., except as otherwise indicated, and shall not be disclosed or reproduced, in whole or in part, without explicit written authorization from the company. The distribution of this material outside the company may occur only as authorized.

RE VISION HISTORY

| New Revision Level of Manual | Change No. | Effective Date | Number and New Revision Level of Affected Drawings | Pages Affected by Revision |
|---------------------------------------|------------|----------------|--|---|
| В | 8458 | July 1970 | 70025827B 70025828B 70025834B | 21 17 19 |
| С | 8538 | July 1970 | 70025825B | 15 |
| D | 8675 | Nov. 1970 | | A-1, CC-510A, 1 thru 5, CM-490, 1 thru 5 |
| E | 9490 | June 1971 | C70025825C C70025827C | iii, iv, 1, 2, 7 15 21 |
| F | 20687 | Dec. 1972 | C70025825D C70025828D C70025834E C70025827E C70025831B C70025826D C70025833B C70025830B C70025832B | iii, iv, 1, 2, 3, 4, 7, 8, 9, 10, 12 thru 15 17 19 21 23 25 27 29 31 |
| G | 20362 | Mar. 1973 | 70024622C | CC-819A |
| Н | 30162 | June 1973 | C70025825E | 17 |
| | | | | |

Publications Department, Field Engineering Division, Newton, MA 02161

Printed in the United States of America All rights reserved

CONTENTS

| Introduct | i | | Page | | | | |
|-------------------------------------|-----------------------|---|----------|--|--|--|--|
| | ion Gerence Da | *** | 1 | | | | |
| | | ara .racteristics | 1 | | | | |
| • | | | 1 1 | | | | |
| Functional Description Installation | | | | | | | |
| | | _ | 1 | | | | |
| _ | f Operatio 16-0601 | n | 2 | | | | |
| | | | 2 | | | | |
| | 16-0602 | | 8 | | | | |
| | on Comple | | 8 | | | | |
| | | ded Addressing (EXA) | 8 | | | | |
| | | nd Mode (DXA) | 8 | | | | |
| | | re Program Counter (JST) | 9 | | | | |
| | ut Keys (II | | 9 | | | | |
| | put Keys (| (OTK) | 9 | | | | |
| Parts Lis | st | | 12 | | | | |
| Cabling | 1.5: | | 14 15 | | | | |
| Logic Block Diagrams | | | | | | | |
| Appendix | | | A - 1 | | | | |
| | | ILLUSTRATIONS | | | | | |
| Fig. No. | /LBD No. | • | | | | | |
| 1 | | Operation of a System with a 32K Memory, Flow Diagram | 5 | | | | |
| 2 | | F - and I-Cycles Without Extend Mode Flow Diagram | 6 | | | | |
| 3 | | Indirect Addressing in Extend Mode Flow Diagram | 7 | | | | |
| 4 | | Memory Expansion Detailed Flow Chart | 9 | | | | |
| 5 | | Memory Expansion PAC Layout | 12 | | | | |
| 6 | | Cabling Chart | 14 | | | | |
| | 0.000 | Timing and Control (Dwg. No. 70025825) | 17 | | | | |
| | 0.001 | Address Gating and Data Register Bits 1-5 (Dwg No. 70025828) | 19 | | | | |
| | 0.002 | Data Register Bits 6-14 (Dwg No. 70025834) | 21 | | | | |
| | 0.003 | Data Register Bits 15, 16 and Bank Signals (Dwg No. 70025827) | 23 | | | | |
| | 0.004 | CP and Memory Connectors (Dwg No. 70025831) | 25 | | | | |
| | 0.005 | 1 x 3 PAC-LOC (Dwg No. 70025831) | 27 | | | | |
| | 0.006 | Address and Control (Dwg No. 70025833) | 29 | | | | |
| | 0.007 | Memory Data (Dwg No. 70025830) | 31 | | | | |
| | 0.008 | CP Connectors (Dwg No. 70025832) | 33 | | | | |
| | 0.136 | Control Logic (Dwg No. 70025829) | 35 | | | | |

TABLES

| Table | | Page |
|-------|--|------|
| 1 | Function Index | 2 |
| 2 | Cross-Reference List of Signal Mnemonics | 3 |
| 3 | Memory Expansion Analysis | 11 |
| 4 | Option Parts Complement | 14 |

H316-0601/0602 MEMORY EXPANSION

INTRODUCTION

This document contains a detailed description of the option for expanding the memory sizes of the H316 from 16K through 32K in 4K increments. Model H316-0601 provides the necessary logic in the central processing unit (CPU) for addressing and data transfer from the expanded memory. Model H316-0602 provides the logic to control memory above 16K.

Reference Data

H316 Central Processor Description, Doc. No. 70130072176, H316 Central Processor Instructions and Logic Diagrams, Doc. No. 70130072174, and H316 Circuit Modules and Parts Manual, Doc. No. 70130072166.

Physical Characteristics

The Memory Expansion logic consists of a printed circuit board located in the CPU main frame which is H316-0601 and a 1×3 , in addition to the required memory, located in the option drawer. The 1×3 is H316-0602.

Functional Description

The H316-0601 option increases the size of the P-register and Y-register to 15 bits and introduces an extend mode (for extended addressing) for memory expansion above 16K. The added P-register bit (P02) provides the fifteenth bit necessary to provide access to a 32K address field. The extend mode changes the interpretation of the index bit of the indirect address word to provide a fifteenth address bit. It also provides the logic to drive signals to the option drawer and receive signals from the option drawer when H316-0602 is installed. The H316-0602 contains a data register and memory timing and control logic.

Installation

The μ -PAC types and their locations in the option drawer are shown on LBD 0.005. The connection points for the memory cables and central processor connectors are shown on LBD 0.004 and 0.008, respectively.

THEORY OF OPERATION

H316-0601

Memory expansion above 16K is achieved by increasing the 14-bit address held in the P- and Y-registers to 15 bits so that 2¹⁵ or 32,768 possible locations can be addressed. When the sector addressed is other than sector zero, bit 2 of the Y-register is conditioned by bit 2 of the P-register to access locations higher than 16K. See Table 1 for a list of signal mnemonics and definitions.

Table 1. Function Index

| Mnemonic | Definition |
|----------|--|
| BANKA- | Bank signals to memory |
| BANKB- | Bank signals to memory |
| BANKC- | Bank signals to memory |
| BANKD- | Bank signals to memory |
| DREDY- | Timing signal gating the data register into the M-register |
| DREST+A | Data register reset |
| LOADD+A | Load address into memory |
| LDTR+A | Load M-register into data register |
| MARCC-A | Memory address register reset |
| MARCC-B | Memory address register reset |
| MADnn- | Memory address sent to memory |
| MAInn+ | Memory address mnemonic in the 1×3 from the CPU |
| MBUSY | Memory busy |
| MCTnn+ | Delay line taps |
| MDInn+ | M-register power up bits - 1 x 3 mnemonic |
| MDOnn+A | Data register 1 x 3 mnemonic sent to CPU |
| MDOnn+ | Data register 1 x 3 mnemonic sent to memory |
| MEMCI+ | Memory cycle initiate 1 x 3 mnemonic |
| MEMnn+ | M-register power up CPU mnemonic |
| MMCYI+ | Memory cycle initiate CPU mnemonic |
| MnnFF- | M-register bits |
| MMDnn+ | Data register bits CPU mnemonics |
| MMEND- | End of memory cycle |
| MRE AD+ | Read/Write command |
| MSTRB- | Memory strobe |
| MXTMG+ | X Read/Write timing |
| MYTMG+ | Y Read/Write timing |
| MnnAD+ | Memory address CPU mnemonics sent to 1 x 3 |

Table 2 gives the user of this manual a cross-reference list of the different mnemonics used for the same signal in the memory expansion 1 x 3 BLOC and the H316 main frame drawer. It also provides a cross-reference list for different mnemonics of signals used in the memory expansion 1 x 3 BLOC and the individual memory modules.

Table 2.
Cross-Reference List of Signal Mnemonics

| Memory Expansion 1 x 3 | H316 Main Frame |
|------------------------|--------------------|
| Mnemonic | Mnemonic |
| | |
| MAInn+ | MnnAD+ |
| MDInn+ | MEMnn+ |
| MDOnn+A | \mathbf{MMDnn} + |
| MEMCI+ | MMCYI+ |
| | |
| . | |
| Memory Expansion 1 x 3 | Memory Module |
| Mnemonic | Mnemonic |
| D ANTE | DANIE |
| BANKn- | BANK-n |
| MADnn- | MADXX+ |
| MARRC-X | MADCL-X |
| MBUSY+ | MBSYX+ |
| MDOnn+ | ${f MnnFF}+$ |
| MMDnn- | MMnnF - |
| MSTRB- | STROB- |
| MXTMG+ | XTIMG+ |
| MYTMG+ | YTIMG+ |

Access to locations in the alternate 16K from that in which the current instruction is stored is a function of the extend mode. The control logic for extended addressing is shown in LBD 0.136 at the back of this manual. This option also contains memory timing and a data register for the additional memory and the logic to power and DJ the M-register.

The extend mode changes the interpretation of the index bit of the indirect address word, which becomes part of a 15-bit indirect address. Only one level of indexing is possible in the extend mode. It is specified by bit 2 of the instruction word and is always the final operation in generating the effective operand address.

The entry to and exit from the extend mode is under program control; however, entry into the extend mode is also gained with the occurrence of any program interrupt. A monitor flip-flop (PMIND, LBD 0.136) retains the mode in which the computer is operating when a program interrupt occurs. PMIND is set if the CPU is in the extend mode when a priority interrupt occurs. It is reset if the CPU is not in the extend mode when a priority interrupt occurs or if the MSTR CLEAR pushbutton is depressed.

Figures 1, 2, and 3 are flow charts which illustrate the modifications made to the fetch (F) and indirect (I) cycles of a machine with memory expansion. Indexing is forced to occur after indirect addressing as a function of signal M02DJ+. This signal replaces M02FF+ at the input of gate EXSTL- (LBD 128) of the central processor unit, to inhibit the

generation of signal EXSTL. Signal EXSTL is used to enable the contents of the X-register to summand G in the CPU sum network (see LBDs 101 through 116*) for indexing.

The state of M02DJ+ is controlled by the inputs to five gates (LBD 0.136). For the generation of M02DJ+, at least one input to each of the five gates must be at ground in order for M02DJ+ to be +6V. The inputs to gate M02DJ+D tell us that if the CPU is not in the extend mode and M02 of the instruction or indirect address word is a ZERO (indexing not called for), M02DJ+ will be forced to ground, thus inhibiting indexing. If, on the other hand, M02 of the instruction word is a ONE, M02DJ+ will be at +6V, enabling indexing. Note that, when not in the extend mode, indexing is a function of the state of M02 as is the case in a CPU without the extend mode capability.

The inputs to M02DJ+C inhibit indexing when indirect addressing is called for in the extend mode. This condition exists for successive I-cycles and is dependent, while in the extend mode, on the state of the flag bit (M01).

When indirect addressing is not called for during an extend mode F-cycle, the state of M02DJ+, and as a result, the requirement for indexing, is a function of the inputs to gate M02DJ+B. If the FCYM2 flip-flop is set or the tag bit (M02) is a ONE, indexing is permitted.

The inputs to gate M02DJ+A inhibit indexing, while in the extend mode, if the CPU is an I-cycle and flip-flop FCYM2 remains reset (indexing was not called for in the original instruction word). Gate M02DJ+ prevents indexing on indirect LDX (LSX0p), whose address is greater than 16K, while in the extended mode (EXTMD set).

Signal BSICY- (LBD 0.136, D7) is used (LBD 102, B9) to inhibit the state of M02 from controlling the adder during an I-cycle when not in the extend mode. Similary, signal EXTMD- (LBD 0.006, B10) inhibits the state of M02 from entering the adder during the A-cycle of a JST instruction while in the extend mode. Gates H02DJ+ and H02DJ+A (LBD 0.136) provide additional inputs from P02 to summand H of the CPU sum network for these cases.

Referring to LBD 0.006, note that diode cluster BSH02 is added for memory expansion. This gate forces M02 to be replaced by P02 when in the extend mode. When in the extend mode, EXTMD- is at ground, inhibiting M02 at gate BSH02; however, gate H02DJ+A (LBD 0.136) is not inhibited and performs the function of grounding H02DJ+ as do gates EXTM2-(LBD 263) when the memory lockout option is used.

A program can operate in either the upper or lower 16K of memory with EXTMD reset, but it cannot address across the 16K division. P02BS controls the state of Y02FF with EXTMD flip-flop reset (see LBD 102). P02BS is updated every F cycle regardless of the state of the EXTMD. Therefore, it reflects the condition of Y02FF during the last fetch. Only with EXTMD set can Y02FF be different from P02BS (see LBD 102) and the 16K division crossed.

When an interrupt occurs and the interrupt routine is initiated (forced JST), CLRF5 sets EXTMD and strobes the state of the control flip-flop SEXTF- (LBD 136, G1) feeding EXTMD into PMIND (previous mode indicator PMIND+ (LBD 136, N1).

^{*}Doc. No. 70130072174




Figure 1. Operation of a System with a 32K Memory, Flow Diagram




Figure 2. F- and I-Cycles Without Extend Mode Flow Diagram




Figure 3. Indirect Addressing in Extend Mode Flow Diagram

7

The state of this PMIND as well as the state of some other function is stored in the CPU A-Register if the interrupt routine contains an INK (input keys) instruction. (See H316 Central Processor Instructions and Logic Diagrams, Doc. No. 70130072174.)

At the end of the interrupt routine, an OTK (output keys) instruction can be executed to restore the functions to their original states. For example, signal STEXT is generated as a result of OTK to set the EXTMD flip-flop at the next TL1.

H316-0602

The memory timing and control 1×3 provides the necessary timing signal to operate an additional 17K of memory. The 1×3 , in addition to the timing signals, also contains address gating and a data register.

All timing and control signals are generated on LBD 0.000. A memory cycle is generated by MEMC+ and address bit 2 (MAI02+) being high. This sets the MEMFF flip-flop sending a negative going pulse down the delay line. Various combinations of delay line taps develop all the timing signals (refer to LBD 0.000). MEMFF is reset by RESET- which allows about a 400 ns pulse down the delay. This generates one-half of the cycle, the other half of the cycle is started by RSTRT- which sets the MEMFF, which is then reset by RESET-.

During a read-restore operation, MREAD+ will be high allowing a strobe pulse MSTRB- to be generated. Data out of memory MMDnn- will set data register bits MDOnn+ which are sent to the mainframe and strobed into the M-register by DREDY-. MDOnn+ is also returned to memory, restoring the data in memory.

During a clear-write operation, MREAD+ is low inhibiting the generation of MSTRB-and generates LDATR+A which strobes M-register data MDInn+ into the data register MDOnn+. MDOnn+ is then sent to memory to write data into memory.

For each cycle MDOnn+ is reset at the beginning of the cycle by DREST+A and the address and bank signal is gated to the memory by LOADD+A.

INSTRUCTION COMPLEMENT

Enable Extended Addressing (EXA)

Type: G, 1 cycle Op Code: 000013

Function: This instruction places the computer in the extend mode. (See Figure 4, Memory Expansion Detailed Flow Chart, and Table 3, Memory Expansion Analysis.)

Disable Extend Mode (DXA)

Type: G, 1 cycle
Op Code: 000011

Function: This instruction restores the machine to normal mode. The mode change is not effective until after a JMP instruction has been executed. Any number of non-JMP

instructions may be included between the DXA and the first JMP instruction. The purpose of this feature is to allow the computer to exit from an interrupt subroutine. Master Clear also disables the extend mode. (See detailed flowchart and analysis, Figure 4 and Table 3, respectively.)

The following instructions are modified.

Jump and Store Program Counter (JST)

The extend mode alters the JST instruction to allow it to store a 15-bit program counter. Bit 1 of the memory location specified by the effective operand address is left unchanged.

Input Keys (INK)

Installation of Memory Expansion modifies INK to include the copying of the PMI flip-flop contents into bit 3 of the A-register.

Output Keys (OTK)

Installation of Memory Expansion modifies OTK to include the enabling/disabling of the extend mode if bit 3 of the A-register is set/reset. (Effectivity of the disabling action is identical to that described for the DXA instruction.)




Figure 4. Memory Expansion Detailed Flow Chart

Table 3. Memory Expansion Analysis

Instruction: Enable Extended Addressing (EXA) Disable Extended Addressing (DXA) Op Code: 000013 (EXA) Type G, l cycle

0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Description: EXA places computer in extend mode.

000011 (DXA)

DXA restores computer to normal mode.

Execution Time (µs): 0.96

| | | | | | | | (). 0 . / | - |
|--------|------------------|-----|--------|-----|--|-------------------------|--|--|
| Signal | Origin | Cyc | Time | Clk | Signal Component | Origin | Destination | Operation Description |
| EPSLL+ | 128-K4 | F | TLATE- | L | (FCYEF+)(TLATE-) | 128 - G3 | 101-116 A9 | Enable P-register to adder |
| EIK17- | 127 - D5 | F | TLATE- | L | (TLATE+) | 127 - K6 | 116 F7-F9 117 A1 | Force carry to adder |
| CLFTL- | 125-K8 | F | TLl | L | (ICYEF-)(ACYEF-) (TL1FF+) | 125-A6 | 120 - A1 121 - A5 125 - D8 124 - N6 124 - N8 | Clear F-register Clear shift counter Clear AZZZZ flip-flop Clear MAD flip-flop Clear DOC flip-flop |
| CLMTR- | 128-D9 | F | TLI | R | (MCRST+)(HOLDM-) (TL1FF+) | 128-P9 | 101-116 L9 136-B8 136-B10 | Clear M-register Clear M01FFB Clear M02FFB |
| CLDTR- | 125-K5 | F | TLl | R | (ICYEF-)(ACYEF+) (TL1FF+)(MCRST+) | 125 -A 6 | 101-116 F11 | Clear D-register to ONEs |
| ESDTS+ | 125-M4 | F | TLl | S | (ICYEF-)(ACYEF+) (TL1FF+)(MCSET+) | 125-A5 | 101-116 F5, F9 | Enable adder sum to D-register |
| DREDY- | 000-L2 | | T2 | | (MXTM6+)(WRITE-) | 000-K2 | 008/007 | Memory data set into M-register |
| CLPTR- | 129-M10 | F | TL2 | R | (FCYEF+)(TL2FF+) (SCZR0+)(MEMAC-) (MCRST+) | 129-E7/ L10 L10 | 101-116 L12 | Clear P-register |
| EDPTS+ | 129- P 9 | F | TL2 | S | (FCYEF+)(TL2FF+) (SCZR0+)(MEMAC-) (MCSET+) | 129 - L10 | 101-116 J11 | Enable D-register to P-register |
| SEXTF+ | 136 - G2 | F | TL4 | L | (GEN0B+)(TL4FF+) (M13FF+)(M15FF+) (MCSET+) | 136-B3/ D4 136-M2 | 136-H2 | Enable set EXTMD flip- flop at next TL1 Enable set PMIND flip- flop |
| SEXTF- | 136-G2 | F | T L.4 | L | (GEN0B+)(TL4FF+) (M13FF+)(M15FF-) (MCSET+) | 136-B3/ D4 | 136-H2 | Enable reset EXTMD flip-flop when next JMP is executed |
| | | | | | | | 136-M2 | Enable reset PMIND flip-flop |
| MEMC1+ | 1 26-K 12 | F | TL1 | L | (TL1FF+)(SPM0D-) (IGACY-) | 126-F12 | 150-A2 | Enable start memory cycle |
| CLYTR- | 129-P3 | F | TL4 | R | (SCZR0+)(TL4FF+) (MCRST+) | 129-E2 | 101-116N12 | Clear Y-register |
| EPYTS+ | 129-P4 | F | TL4 | S | (PISEX-)(EOINS+) (TL4FF+)(OPGJS-) (MCSET+) | 129-E4 | 101-116 Kl1 | Enable P-register to Y-register |

PARTS LIST

Information not covered in the option parts complement (Table 4), including coding drawings, can be found in Chapter III of the H316 Circuit Modules and Parts Manual, Document No. 70130072166A.

The reference designation prefix "XX" indicates that the device is relocatable within the mainframe or either of the option drawers. Refer to Reference Designation Coding of Electronic Systems in the Honeywell Standard Practice Instruction, No. 125099023, for a detailed explanation of the Honeywell reference designations system. Final system configuration and locations of all option controllers will be determined by a System Release Notice. (See Figure 5 for memory expansion PAC layout.)

| С | В | А |
|---|---------|----------------|
| | CC-819A | MEM CONN 8 |
| | CC-819A | MEM CONN 7 |
| | PA-336 | MF CONN 6 |
| i | TG-320 | MF CONN 5 |
| | PA-336 | 4 |
| | DF-320 | 3 |
| | DI-335 | PAR MEM CONN 2 |
| | CM-490 | PAR MEM CONN |
| | 1 x 3 | |

Note: CC-510A is located in logic mainframe


Figure 5. Memory Expansion PAC Layout

Table 4.
Option Parts Complement

| Fig. No. | Designation | Part No. | Description | Qty. per Assy. |
|----------|--------------------------------|----------------|--|----------------------|
| 5 | XX | 70023577 | Memory Expansion (Applicable to more than 16K) | REF |
| | XXB101 | CM-490 | TIMING DISTRIBUTION PAC (Refer to Appendix for parts breakdown.) | 1 |
| | XXB107, 08 | CC-819A | DATA REGISTER PAC (Refer to Appendix for parts breakdown.) | 2 |
| | XXB102 | DI-335 | NAND TYPE 1 PAC (Refer to μ-PAC Instruction Manual, Vol. I, Section 3, Document No. 130071369 for parts breakdown.) | 1 |
| | XXB103 | DF-320 | NAND TYPE 2 PAC (Refer to μ-PAC Instruction Manual, Vol. 1, Section 10, Document No. 130071369 for parts breakdown.) | 1 |
| | XXB104, 06 | PA-336 | POWER AMPLIFIER PAC (Refer to μ-PAC Instruction Manual, Vol. 1, Section 6, Document No. 130071369 for parts breakdown.) | 2 |
| | XXB105 | TG-320 | TRANSFER GATE PAC (Refer to μ-PAC Instruction Manual, Vol. I, Section 10, Document No. 130071369 for parts breakdown.) | 1 |
| | A1AA15 | CC-510A | EXTENDED ADDRESS MODULE (Refer to Appendix for parts breakdown.) | 1 |
| | XXAX06, 05 to A1BA18, 19 | A013826 707 | CABLE ASSEMBLY, SPECIAL PURPOSE μ-PAC to μ-PAC, 6 ft. overall length. (Refer to Document No. 70130072166, Chapter llI, Figure 3-13 for similar parts breakdown.) | 2 |
| | XXAX07, 08 to XXAX02, 01 | A014998 702 | CABLE ASSEMBLY, SPECIAL PURPOSE μ-PAC to μ-PAC, 7" flex jumper | 2 |

CABLING

Figure 6 illustrates and defines cabling for the memory expansion option.



NOTE:


THE COLUMN LOCATIONS OF ALL MEMORY MODULES AND THE EXPANSION 1X3 BLOC IN THE FIRST OPTION DRAWER WILL BE $\epsilon_{\rm t}F_{\rm t}G_{\rm t}$


Figure 6. Cabling Chart


LOGIC BLOCK DIAGRAMS


The logic block diagrams for the Memory Expansion option are as follows:


| LBD No. | Description | Dwg No. |
|---------|--|----------|
| 0.000 | H316 Memory Expansion Memory Timing and Control | 70025825 |
| 0.001 | H316 Memory Expansion Address Gating and Data Register Bits 1-5 | 70025828 |
| 0.002 | H316 Memory Expansion Data Register Bits 6-14 | 70025834 |
| 0.003 | H316 Memory Expansion Data Register Bits 15, 16 and Bank Signals | 70025827 |
| 0.004 | H316 Memory Expansion CP and Memory Connectors | 70025831 |
| 0.005 | H316 Memory Expansion 1x3 PAC-LOC | 70025826 |
| 0.006 | H316 Memory Expansion Address and Control | 70025833 |
| 0.007 | H316 Memory Expansion Memory Data | 70025830 |
| 0.008 | H316 Memory Expansion CP Connectors | 70025832 |
| 0.136 | H316 Memory Expansion Control Logic | 70025829 |





















| | A | B C | D | E F | G | Н | J | К | L | M 1 | N L | P | L.B.D. NO. 0.008 |
|-----------------|------------------|----------------------|--|---|---|--|---|---|--|--------------|--------------------|----------|---------------------|
| | | | | | | | | | | | | | - 1 |
| | | | | | | | | | | | | | - 2 |
| | | | | | | | | | | | | | -3 |
| | | | | | | | , | | | | | | - 4 |
| | | Ţ Ţ | [007] MEMOI+ 1 [007] MEMO3+ 3 [007] MEMO5+ 5 [007] MEMO7+ 7 [007] MEMO9+ 9 [007] MEMI1+ 11 [007] MEMI3+ 13 [007] MEMI5+ 15 [007] MEMI5+ 17 [008] MODAD+ 21 [008] MODAD+ 23 [008] MODAD+ 25 [008] MODAD+ 27 [008] MODAD+ 27 [008] MIDAD+ 27 [008] MIDAD+ 27 [008] MIDAD+ 27 [008] MIDAD+ 31 [008] MIDAD+ 31 [008] MIDAD+ 31 [008] MIDAD+ 31 | 2 MEMO2+ [007] 6 MEMO4+ [007] 8 MEMO6+ [007] 10 MEMI0+ [007] 112 MEMI2+ [007] 14 MEMI2+ [007] 16 MEMI6+ [007] 18 PBNKC+ [133] 20 GNC15+ 22 MOGAD+ [006] 24 MOGAD+ [006] 26 MIOAD+ [006] 30 MI4AD+ [006] 30 MI4AD+ [006] 31 MIGAD+ [006] 32 MIGAD+ [006] | | [004] [004] [004] [004] [004] [132] [006] [004] | MMDDI + 1 MMDDS + 3 MMDDS + 5 MMDDS + 7 MMDDS + 9 MMDDI + 11 MMDI3 + 13 MMDI5 + 15 GNCI5 + 17 PBNKA + 19 PBNKA + 21 GNAI5 + 23 EPAR8 + 25 GNAI5 + 27 MO2AD + 29 MMCYI + 31 MMCYI + 31 | 4 6 8 100 12 14 16 18 20 22 24 26 28 30 32 34 | MM002 + [004] MM004 + [004] MM006 + [004] MM010 + [004] MM012 + [004] MM014 + [004] MM016 + [004] M04AD + [006] DREDY - [004] GN815 + [004] MSTCL - [142] MREAD + [006] PBNK8 + [133] PBNK8 + [133] PAGE 0 + [004] PAGE | LED. | | | -6 -7 -8 |
| | | | | | | | | OS WILL TON | On LESS PARTITIONS TAL | teu e | | | -10 -11 |
| NOTES: | OVER SHEET NOTES | S EOD WIRE CHARLES | | S INSTALLED | a | | | | HONEY | W E T T | ТІТІЕ | | -12 |
| SEE MAINFRAME C | OVER SHEET NOTES | S FOR WIRE CHANGES V | MEN IGK OR LESS OF PARITY I | Sions | 5.4. 5.4. 39.5 5.4. 5.6. 20687 12.115.72 ".4.7 11.1.1 | | | | COMPUTER CONDITION OF THE PARTY OF THE PROJECT NO. 53217 | DATE 5/16/69 | MEMORY C.P. CON | INECTORS | 1 |



APPENDIX MODULE DESCRIPTIONS

This Appendix contains a description of the special μ -PAC and H316 Modules. The specifications for integrated circuit plug-in devices used on the CC-510A Extended Address Module are presented in Honeywell, Computer Control Division Document No. 70130072166 (M-494), Chapter I. The operation of this module is discussed in the Theory of Operation in this manual.

EXTENDED ADDRESS MODULE, MODEL CC-510A

Electrical Parts List

| Ref. Desig. | Description | CCD Part No. |
|---------------------------------|--|----------------|
| C1-C5 | CAPACITOR, FIXED, DIELECTRIC: 0.033 µF ± 20%, 50 Vdc | 70 930 313 016 |
| CR1-CR4 | DIODE, SILICON | 70 943 083 002 |
| M1, M7 | MICROCIRCUIT: Type 937, hex inverter | 70 950 105 011 |
| M2, M38 | MICROCIRCUIT: Type 949, quad NAND gate, integrated circuit | 70 950 105 010 |
| M3, M8, M41 | MICROCIRCUIT: Type 963, triple NAND gate, integrated circuit | 70 950 105 012 |
| M4, M10 | MICROCIRCUIT: Type SN7401, NAND gate, integrated circuit | 70 950 100 032 |
| M5, M6, M37 | MICROCIRCUIT: Type 944, dual NAND gate, integrated circuit | 70 950 105 008 |
| М9 | MICROCIRCUIT: Type 961, dual NAND gate, integrated circuit | 70 950 105 009 |
| M11, M12, M13 | MICROCIRCUIT: Type F-04, flip-flop, integrated circuit | 70 950 100 004 |
| M14-M21 | MICROCIRCUIT: Type F-01, NAND gate, integrated circuit | 70 950 100 001 |
| M22-M36, M39 | MICROCIRCUIT: Type F-03, power amplifier, integrated circuit | 70 950 100 003 |
| M40 | MICROCIRCUIT: Type F-02, quad NAND gate, integrated circuit | 70 950 100 002 |
| R1-R23, R25-R31, R34, R35 | RESISTOR, FIXED, COMPOSITION: 62 ohms ± 5%, 1/4W | 70 932 007 020 |
| R24, R32, R33, R36 | RESISTOR, FIXED, COMPOSITION: 1K ± 5%, 1/4W | 70 932 007 049 |




Figure CC-510A-1. Extended Address Module, Parts Location




Figure CC-510A-2. Extended Address Module, Schematic Diagram (Sheet 1 of 2)




Figure CC-510A-2. Extended Address Module, Schematic Diagram (Sheet 2 of 2)

TIMING DISTRIBUTOR PAC, MODEL CM-490

The Timing Distributor PAC, Model CM-490 (Figures 1, 2, and 3), provides accurately timed pulse sequences for use in timing and control applications. The CM-490 contains one control flip-flop, a 288-ns-long delay line with 12-ns taps, a 96-ns-long delay line with 12-ns taps, and nine inverting power amplifier output circuits.

The PAC consists of two double-sided printed circuit boards sandwiched together for ease of mounting in a μ -BLOC. Board A, which plugs into the connector, contains the four delay lines (DL1 through DL4) and five F-03 microcircuit power amplifiers. The delay lines are positioned between the two circuit boards to expose the etched side of board A for timing jumper adjustment.

Board B contains an F-04 microcircuit flip-flop, discrete drivers, and termination loads.

NOTE

The CM-490 PAC occupies two slots in a taper-pin BLOC and three slots in a solderless-wrap BLOC, or the end slot (position) in either.

Circuit Function

Delay lines DL1 through DL2 can be tapped and jumpered to the output power amplifiers and the delay line, DL4, to provide accurately timed output pulses. Input connection points for each amplifier are located on the PAC to facilitate timing flexibility. Refer to Table 1 and Figure 3.

The dc reset of the flip-flop may also be tapped from any point along DL1 through DL3 to allow recirculation of the opposite driving edge, thereby establishing fixed pulse widths. An ac set, a dc reset, and the two outputs of the flip-flop are brought to the PAC connector.

Delay line DL4 and its associated output power amplifiers may be interconnected to provide inverted pulses with a 12-ns delay resolution.


Specifications

60 ns (typ); 80 ns (max)

| Input Loading | Output Drive Capability | | | | |
|---|---|--|--|--|--|
| Flip-flop dc reset: 2/3 unit load Flip-flop ac set: 1 unit load Power amplifiers: 2 unit loads each | Flip-flop set: 8 unit loads Flip-flop reset: 4 unit loads Power amplifiers: 25 unit loads each | | | | |
| Circuit Delay | Delay Line (DL1 through DL3) | | | | |
| Flip-flop: Set input to set output or reset input to reset output | Length: 288 ns ±5%, 24 taps, each 12 ±1 ns Minimum pulse width: 85 ns Maximum pulse width: 330 ns | | | | |
| 65 ns (typ); 80 ns (max) | Delay Line (DL4) | | | | |
| Set input to reset output or reset input to set output | Length: 96 ns $\pm 5\%$, 8 taps, each 12 ± 1 ns | | | | |
| 45 ns (typ); 60 ns (max) | Current Requirements | | | | |
| Power amplifiers: 24 ns (typ); 30 ns (max) each | +6V: 175 mA -6V: 100 mA | | | | |
| Delay to first tap (C1): | Power Dissipation | | | | |

1.10W (max)

Board A (B70010795, Rev. F)



Board B (B70010796, Rev. D)





Figure 1. Timing Distributor PAC, Model CM-490, Parts Locations

ELECTRICAL PARTS LIST (No. P70010795, Rev. F, and P70010796, Rev. D)

| Reference Designation | Description | CCD Part No. |
|--------------------------|--|--------------|
| C1-C32 | CAPACITOR, FIXED, MICA DIELECTRIC: 120 pF ±2%, 100 Vdc | 930 004 219 |
| C33, C34 | CAPACITOR, FIXED, PLASTIC DIELECTRIC: 0.033 μF ±20%, 50 Vdc | 930 313 016 |
| C35 | CAPACITOR, FIXED, TANTALUM ELECTROLYTIC: 1.0 μF ±20%, 35 Vdc | 930 217 015 |
| CR1, CR2 | DIODE | 943 088 001 |
| DL1-DL4 | COIL, DELAY LINE | B000 206 703 |
| M1 | MICROCIRCUIT: F-04, flip-flop integrated circuit | 950 100 004 |
| M2-M6 | MICROCIRCUIT: F-03, power amplifier integrated circuit | 950 100 003 |
| Q1 | TRANSISTOR: Replacement Type 2N3011 | 943 722 002 |
| Q2 | TRANSISTOR: Replacement Type 2N3012 | 943 721 002 |
| R1 | RESISTOR, FIXED, COMPOSITION: 820 ohms ± 5%, ¼W | 932 007 047 |
| R2 | RESISTOR, FIXED, COMPOSITION: 100 ohms ±5%, ¼W | 932 007 025 |
| R3 | RESISTOR, FIXED, COMPOSITION: 750 ohms ±5%, ¼W | 932 007 046 |
| R4-R6 | RESISTOR, FIXED, COMPOSITION: 330 ohms ±5%, ¼W | 932 007 037 |
| R7 | RESISTOR, FIXED, COMPOSITION: 51K ±5%, ¼W | 932 007 090 |
| R8 | RESISTOR, FIXED, COMPOSITION: 39 ohms ±5%, ½W | 932 004 015 |
| R9 | RESISTOR, FIXED, COMPOSITION: 180 ohms ± 5%, ½W | 932 004 031 |



83121A

REFER TO TABLE I FOR DELAY LINE DELAYS IN NANOSECONGS.

NOTES

Figure 2. Timing Distributor PAC, Model CM-490, Schematic Diagram and Logic Symbol (Dwg B70010797, Rev. E)

TABLE 1
DELAY LINE TAP POINTS WITH CORRESPONDING DELAY LINE DELAYS
(Refer to Figure 2)

| Delay Line Jumper Connection | Delay Line Delay (ns) | Delay Line Jumper Connection | Delay Line Delay (ns) |
|---------------------------------|--------------------------|---------------------------------|--------------------------|
| C1 | 12 | C19 | 228 |
| C2 | 24 | C20 | 240 |
| C3 | 36 | C21 | 2 52 |
| C4 | 48 | C22 | 264 |
| C5 | 60 | C23 | 276 |
| C6 | 72 | C24 | 288 |
| C7 | 84 | | |
| C8 | 96 | | |
| C9 ´ | 108 | | |
| C10 | 120 | | |
| C11 | 132 | C25 | 12 |
| C12 | 144 | C26 | 24 |
| C13 | 156 | C27 | 36 |
| C14 | 168 | C28 | 48 |
| C15 | 180 | C29 | 60 |
| C16 | 192 | C30 | 72 |
| C17 | 204 | C31 | 84 |
| C18 | 216 | C32 | 96 |




Figure 3. Timing Distributor PAC, Model CM-490, Delay Line Timing

DATA REGISTER PAC, MODELS CM-493/CC-819A

The Data Register PAC, Models CM-493/CC-819A (Figures 1 and 2), consists of eight register stages, each containing a power amplifier stage. Each stage has a separate set input and data input with reset and data strobe inputs common to all stages. Direct outputs are available on all stages while series-terminated outputs are available on two stages. The power amplifiers have the capability of driving twisted pair cables up to six feet in length.

SPECIFICATIONS

70 ns (min)

Frequency of Operation
DC to 5 MHz

Current Requirements
+6V: 210 mA (max)

Set Input Pulse Width
70 ns neg (min)

Reset Input Pulse Width
80 ns neg (min)

Data and Strobe Coincidence

Electrical Parts List (No. P70024622, Rev. C)

| Ref. Desig. | Description | Part No. |
|-----------------------|--|----------------|
| Cı | CAPACITOR, FIXED, ELECTROLYTIC, TANTALUM: 1.5 4F ± 20%, 20 Vdc | 70 930 230 009 |
| M1, M3, M3, M7 | MICROCIRCUIT: F-03, power amplifier integrated circuit | 70 950 100 003 |
| M2, M4, M6, M8 | MICROCIRCUIT: 949, NAND gate integrated circuit | 70 950 105 010 |
| े २1-R6 (CC-819A) | RESISTOR, FIXED, COMPOSITION: 100 ohms ± 5%, 1/4W | 70 932 007 025 |
| R7 (CC-819A) | RESISTOR, FIXED, COMPOSITION: 12 ohms ±5%, 1/4W | 70 932 007 003 |
| R1-R6 (CM-493) | RESISTOR, FIXED, COMPOSITION: 62 ohms ±5%, 1/4W | 70 932 007 003 |




Figure 1. Data Register PAC, Models CM-493/CC-819A Parts Location (Dwg A70024622, Rev. C)




Figure 2. Data Register PAC, Models CM-493/CC-819A, Schematic Diagram and Logic Symbol (Dwg B70024622, Rev. A)

FIELD ENGINEERING MANUAL USERS' REMARKS FORM

| TITLE: | | | |
|--------|-------------------------|-----|------|
| | | | |
| ERROR | S NOTED: | | |
| | | | |
| | | | Fc |
| | | | |
| | | | |
| SUGGES | STIONS FOR IMPROVEMENT: | | |
| | | | |
| | | | |
| | | | |
| | | | Fo |
| | | | |
| EDOM: | NAME | | DATE |
| r now. | NAME | M/S | |
| | ADDRESS | | |
| | | | ZIP |

FIRST CLASS

PERMIT NO. 39531 WELLESLEY HILLS MA. 02181

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY

HONEYWELL INFORMATION SYSTEMS FIELD ENGINEERING DIVISION 141 NEEDHAM STREET NEWTON HIGHLANDS, MA. 02161

ATT'N: FIELD ENGINEERING PUBLICATIONS

Honeywell